EGC220 Digital Logic Fundamentals

Design Using Verilog



Baback Izadi

Division of Engineering Programs bai@engr.newpaltz.edu

Basic Verilog


- Lexical Convention
- Lexical convention are close to C++.
- Comment
 - // to the end of the line.
 - /* to */ across several lines
- Keywords are lower case letter & it is case sensitive
- \bullet VERILOG uses 4 valued logic: 0, 1, x and z
- Comments: // Verilog code for AND-OR-INVERT gate

module < module_name > (< module_terminal_list >);<module_terminal_definitions >

. . .

<functionality_of_module>

endmodule



Lexical Convention

- Numbers are specified in the traditional form or below .
 - <size><base format><number>
- Size: contains *decimal* digitals that specify the size of the constant in the number of bits.
- Base format: is the single character 'followed by one of the following characters b(binary),d(decimal),o(octal),h(hex).
- Number: legal digital.

Example:

- 347 -- decimal number
- 4'b101 -- 4- bit 0101,
- 2'o12 -- 2-bit octal number
- 5'h87f7 -- 5-digit 87F7₁₆
- 2'd83 -- 2-digit decimal
- String in double quotes
- " this is a introduction"



Three Modeling Styles in Verilog

- Structural modeling (Gate-level)
 - Use predefined or user-defined primitive gates.
- Dataflow modeling
 - Use assignment statements (assign)
- Behavioral modeling
 - Use procedural assignment statements (always)




```
Structural Verilog Description of Two-Bit
Greater-Than Circuit
// Two-bit greater-than circuit: Verilog structural model
// See Figure 2-27 for logic diagram
module comparator_greater_than_structural(A, B, A_greater_than_B);
input [1:0] A, B;
output A_greater_than_B;
 wire B0_n, B1_n, and0_out, and1_out, and2_out;
  inv0(B0_n, B[0]), inv1(B1_n, B[1]);
  and0(and0_out, A[1], B1_n),
and1(and1_out, A[1], A[0], B0_n),
and2(and2_out, A[0], B1_n, B0_n);
                                                                         // 10
                                                                         // 11
                                                                         // 12
  or0(A_greater_than_B, and0_out, and1_out, and2_out);
                                                                         // 14
endmodule
                       A1
                       A0
                                                             A greater than B
    SUNY - New Paltz
```


Dissection

- Module and Port declarations
 - Verilog-2001 syntax
 module AOI (input A, B, C, D, output F);
 - Verilog-1995 syntax
 module AOI (A, B, C, D, F);
 input A, B, C, D;
 output F;
- Wires: Continuous assignment to an internal signal









```
// Verilog code for AND-OR-INVERT gate module AOI (input A, B, C, D, output F); assign F = \sim ((A \& B) \mid (C \& D)); endmodule
```

// end of Verilog code

'&' for AND, '|' for OR, '^' for XOR '^~' for XNOR, '&~' for NAND



Dataflow Verilog Description of Two-Bit Greater-Than Comparator

```
// Two-bit greater-than circuit: Dataflow model
// See Figure 2-27 for logic diagram
module comparator_greater_than_dataflow(A, B, A_greater_than_B);
input [1:0] A, B;
 output A_greater_than_B;
 wire B1_n, B0_n, and0_out, and1_out, and2_out;
 assign B1_n = ~B[1];
 assign B0_n = ~B[0];
 assign and0_out = A[1] & B1_n;
assign and1_out = A[1] & A[0] & B0_n;
                                                                            // 10
 assign and2_out = A[0] & B1_n & B0_n;
                                                                           // 11
 assign A_greater_than_B = and0_out | and1_out | and2_out;
endmodule
                                                                           // 13
                             Copyright ©2016 Pearson Education, All Rights Reserved
```

Conditional Dataflow Verilog Description of Two-Bit Greater-Than Circuit


Copyright ©2016 Pearson Education, All Rights Reserved





Verilog Description of Two-Bit Greater-Than Circuit


Copyright ©2016 Pearson Education, All Rights Reserved












```
module adder_4 (A, B, CIN, S, COUT);
input [3:0] A,B;
input CIN;
output [3:0] S;
output COUT;
wire [4:0] C;
full _adder FA0 (B(0), A(0), C(0), S(0), C(1));
full _adder FA1 (B(1), A(1), C(1), S(1), C(2));
full \_adder\ FA2\ (B(2), A(2), C(2), S(2), C(3));
full _adder FA3 (B(3), A(3), C(3), S(3), C(4));
assign C(0) = CIN;
assign COUT = C(4);
                                                                                             CIIV
                      COUT
endmodule
                                                                           C1
                                                                  FA1
                                                                                   FA0
                                FA3
    SUNY - New Paltz
                                  $3
    Elect. & Comp. Eng.
```


Verilog Statements

Verilog has two basic types of statements

- Concurrent statements (combinational)
 (things are happening concurrently, ordering does not matter)
 - Gate instantiations
 - **and** (z, x, y), **or** (c, a, b), **xor** (S, x, y), etc.
 - Continuous assignments
 - **assign** Z = x & y; c = a | b; $S = x ^ y$
- 2. Procedural statements (sequential) (executed in the order written in the code)
 - **always** @ executed continuously when the event is active
 - **Initial** executed only once (used in simulation)
 - if then else statements







```
Mux 4-to-1

module mux4to1 (w0, w1,w2, w3, S, F);
input w0,w1,w2,w3,[1:0] S;
output F;
reg F;
always @ (w0,w1,w2,w3,S)
if (S==0) F = w0;
else if (S==1) F = w1;
else if (S==2) F = w2;
else F = w3;
endmodule
```


Verilog Operator	Name	Functional Group	
> >= < <=	greater than greater than or equal to less than less than or equal to		
== !=	case equality case inequality	equality	
& ^	bit-wise AND bit-wise XOR bit-wise OR	bit-wise bit-wise	
&&	logical AND logical OR	logical	

Another Example

```
//Dataflow description of a 4-bit comparator.
module mag_comp (A,B,ALTB,AGTB,AEQB);
input [3:0] A,B;
output ALTB,AGTB,AEQB;
assign ALTB = (A < B),
AGTB = (A > B),
AEQB = (A == B);
endmodule
```



Dataflow Modeling



Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate

```
always @ (a or b or c)
begin

x = a | b;

y = a ^ b ^ c;

z = b & ~c;

end

1. Evaluate a | b, assign result to x
2. Evaluate a^b^c, assign result to y
3. Evaluate b&(~c), assign result to z
```


• *Nonblocking assignment:* all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)

· Sometimes, as above, both produce the same result. Sometimes, not!

Blocking vs. Nonblocking Assignments

- ➤ The = token represents a blocking blocking procedural assignment
 - ✓ Evaluated and assigned in a single step
 - ✓ Execution flow within the procedure is blocked until the assignment is completed
- ➤ The <= token represents a non-blocking assignment
 - ✓ Evaluated and assigned in two steps:
 - 1. The right hand side is evaluated immediately
 - 2. The assignment to the left-hand side is postponed until other evaluations in the current time step are completed

//swap bytes in word always @(posedge clk) begin word[15:8] = word[7:0]; word[7:0] = word[15:8]; end //swap bytes in word always @(posedge clk) begin word[15:8] <= word[7:0]; word[7:0] <= word[15:8]; end



Golden Rules

• Golden Rule 1:

• To synthesize combinational logic using an always block, all inputs to the design must appear in the sensitivity list.

• Golden Rule 2:

• To synthesize combinational logic using an always block, all variables must be assigned under all conditions.



Golden Rules

```
reg f;
always @ (sel, a, b) Reg f;
begin: always @ (sel, a, b)
if (sel == 1) begin f = b;
f = a; if (sel == 1)
else f = b;
end
end
```

- <u>a</u> mux f
- Proper as intended
- Setting variables to default values at the start of the always block
- OK as well!


```
reg f;
always @ (sel, a)
begin:
if (sel == 1)
f = a;
end
```



- What if sel = 0?
 - Keep the current value
- Undesired functionality
 - Unintended latch
- · Need to include else



Verilog	Name	Functional	Verilog	Name	Functional
Operator		Group	Operator		Group
[]	bit-select or part-		+	binary plus	arithmetic
	select		-	binary minus	arithmetic
()	parenthesis		<<	shift left	shift
!	logical negation	logical	>>	shift right	shift
~	negation	bit-wise	>	greater than	relational
&	reduction AND	reduction	>=	greater than or equal	relational
	reduction OR	reduction	<	to	relational
~&	reduction NAND	reduction	<=	less than	relational
~	reduction NOR	reduction		less than or equal to	
^	reduction XOR	reduction	==	case equality	equality
~^ or ^~	reduction XNOR	reduction	!=	case inequality	equality
+	unary (sign) plus	arithmetic	&	bit-wise AND	bit-wise
-	unary (sign) minus	arithmetic	^	bit-wise XOR	bit-wise
{}	concatenation	concatenation		bit-wise OR	bit-wise
{{}}	replication	replication	&&	logical AND	logical
*	multiply	arithmetic		logical OR	logical
/	divide	arithmetic	?:	conditional	conditional
%	modulus	arithmetic			
	NY – New Paltz t. & Comp. Eng.		-		



```
Arithmetic in Verilog
\boldsymbol{module} \ Arithmetic \ (A, B, Y1, Y2, Y3, Y4, Y5);
          input [2:0] A, B;
         output [3:0]Y1;
         output [4:0]Y3;
          output [2:0]Y2,Y4,Y5;
          reg [3:0]Y1;
          reg [4:0]Y3;
          reg [2:0]Y2,Y4,Y5;
          always @(A or B)
          begin
                   Y1=A+B;//addition
                   Y2=A-B;//subtraction
                   Y3=A*B;//multiplication
                   Y4=A/B;//division
                   Y5=A%B;//modulus of A divided by B
         end
endmodule
SUNY - New Paltz
Elect. & Comp. Eng.
```

```
Sign Arithmetic in Verilog

module Sign (A, B,Y1,Y2,Y3);

input [2:0] A, B;

output [3:0]Y1,Y2,Y3;

reg [3:0]Y1,Y2,Y3;

always @(A or B)

begin

Y1=+A/-B;

Y2=-A+-B;

Y3=A*-B;

end
endmodule

SUNY - New Paltz
Elect. & Comp. Eng.
```

```
Equality and inequality Operations in Verilog
                  module Equality (A, B,Y1,Y2,Y3);
                           input [2:0] A, B;
                          output Y1,Y2;
                          output [2:0]Y3;
                          reg Y1,Y2;
                          reg [2:0]Y3;
                          always @(A or B)
                          begin
                                  Y1=A==B;//Y1=1 if A equivalent to B
                                  Y2=A!=B;//Y2=1 if A not equivalent to B
                                  if (A==B)//parenthesis needed
                                          Y3=A;
                                  else
                                          Y3=B;
                          end
                  endmodule
   SUNY – New Paltz
   Elect. & Comp. Eng.
```

```
Logical Operations in Verilog

module Logical (A, B, C, D, E, F, Y);
input [2:0] A, B, C, D, E, F;
output Y;
reg Y;
always @(A or B or C or D or E or F)
begin

if ((A==B) && ((C>D) || !(E<F)))
Y=1;
else
Y=0;
end
endmodule
```

```
Bit-wise Operations in Verilog
         module Bitwise (A, B, Y);
                   input [6:0] A;
                  input [5:0] B;
                  output [6:0]Y;
                  reg [6:0]Y;
                  always @(A or B)
                  begin
                           Y[0]=A[0]\&B[0]; //binary AND
                           Y[1]=A[1] | B[1]; //binary OR
                           Y[2]=!(A[2]\&B[2]); //negated AND
                          Y[3]=!(A[3]|B[3]); //negated OR
                          Y[4]=A[4]^B[4]; //binary XOR
                           Y[5]=A[5]\sim^B[5]; //binary XNOR
                           Y[6]=!A[6]; //unary negation
                  end
         endmodule
    SUNY - New Paltz
   Elect. & Comp. Eng.
```

. Concatenation and Replication in Verilog

• The concatenation operator "{ , }" combines (concatenates) the bits of two or more data objects. The objects may be scalar (single bit) or vectored (multiple bit). Multiple concatenations may be performed with a constant prefix and is known as replication.

```
with a constant prefix and is known as replication.

module Concatenation (A, B,Y);

input [2:0] A, B;

output [14:0]Y;

parameter C=3'b011;

reg [14:0]Y;

always @(A or B)

begin

Y={A, B, {2{C}}, 3'b110};

end

endmodule

SUNY - New Paltz

Flort & Comp. For
```

Shift Operations in Verilog

```
module Shift (A,Y1,Y2);

input [7:0] A;

output [7:0]Y1,Y2;

parameter B=3; reg [7:0]Y1,Y2;

always @(A)

begin

Y1=A<<B; //logical shift left

Y2=A>>B; //logical shift right

end


endmodule
```



Conditional Operations in Verilog



```
Reduction Operations in Verilog
      module Reduction (A,Y1,Y2,Y3,Y4,Y5,Y6);
               input [3:0] A;
              output Y1,Y2,Y3,Y4,Y5,Y6;
              reg Y1, Y2, Y3, Y4, Y5, Y6;
               always @(A)
              begin
                      Y1=&A; //reduction AND
                      Y2=|A;//reduction OR
                      Y3=~&A; //reduction NAND
                      Y4=~|A; //reduction NOR
                      Y5=^A; //reduction XOR
                      Y6=~^A; //reduction XNOR
              end
      endmodule
   SUNY – New Paltz
   Elect. & Comp. Eng.
```



```
Testbench for the Structural Model of the
     Two-Bit Greater-Than Comparator
// Testbench for Verilog two-bit greater-than comparator
module comparator_testbench_verilog();
reg [1:0] A, B;
 wire struct_out;
 comparator_greater_than_structural U1(A, B, struct_out);
 initial
begin
 A = 2'b10;
 B = 2'b00;
 #10;
                                                                // 11
 B = 2'b01;
 #10;
 B = 2'b10;
                                                                // 13
                                                                // 14
 #10;
 B = 2'b11;
 end
                                                                // 16
endmodule
                                                                // 17
  SUNY - New Paltz
  Elect. & Comp. Eng.
```

